Abstract-The realisation of wireless EEG systems suitable for long term monitoring requires low noise, low power and low voltage circuit design. Presented in this paper is a 1 V, 1.4 ,uW chopper amplifier implemented in a 0.35 ,um CMOS process. The achieved input referred noise voltage is 1.5 ,uV rms and the gain is 44 dB. Since the dynamic range of the input EEG signal is dominated by the offset voltage generated at the electrode-tissue interface, a novel input high pass filter has been designed. The required filter capacitance is limited to 40 pF by recognising that the input chopper switches can be combined with the amplifier input capacitance to emulate a large resistance.
I. INTRODUCTION
Electroencephalography (EEG) plays a vital role in the diagnosis and treatment of neurological diseases such as epilepsy. Currently patients are normally monitored in-house with hard-wired cumbersome equipment for no more than 24hrs, resulting in limited data for diagnosis and assessment [1] . There is thus a strong need for the development of lightweight, wearable and wireless EEG systems to enable the long-term monitoring of patients in their everyday environment [1] . To meet the stringent size and weight constraints of a wearable system operation from a single miniature and perhaps flexible cell, such as those available from [2] , is desirable. This demands ultra-low power and low voltage circuit design.
Scalp EEG signals exhibit amplitudes between about 1 ,uV and 500 ,uV [3] at frequencies below about 30 Hz [4] . CMOS is the technology of choice for low cost low power systemon-a-chip solutions [5] . The high flicker noise exhibited by CMOS devices demands much attention from the designer to achieve the required signal-to-noise ratio. A further challenge is caused by the EEG electrodes, which generate dc offset voltages typically in the tens of millivolts [6] . Being about 1000 times the actual signal, this dc offset will dominate the dynamic range if it is not rejected before amplification.
A. Specifications
The performance of the front end amplifier is key to any data acquisition system. The power, voltage supply and noise constraints combined with a signal dominated by offset make the design of this amplifier particularly challenging. An rms input referred noise voltage of less than 2 ,uV is required for a dynamic range of 8 bits. The gain should be between 40 dB and 50 dB to achieve the required resolution with an ultra low power analogue-to-digital converter, such as that presented in [7] , whilst ensuring that the amplifier does not saturate. The current drain should be no more than a few microamps at 1 V supply and the large DC offset must be rejected in order to achieve the required dynamic range.
B. Current State of the Art
A brief review of the current state of the art demonstrates the trade-offs in achieving the above specifications. For instance, the chopper amplifier reported in [8] achieves an excellent rms noise voltage of only 260 nV over a 600 Hz bandwidth yet consumes 3 mW at a 5V supply. Employing a current feedback approach, [9] achieves a much lower current drain of only 31 ,uA but the circuit exhibits a significantly higher rms noise voltage of 13 ,uV integrated from 0.5 Hz to 500 Hz. An active high-pass filter is also implemented in [9] . The current mode amplifier reported in [10] achieves an impressive 1.27 ,uV rms noise voltage over a 200 Hz bandwidth at 1 V supply, whilst also implementing an active DC rejection circuit. The power consumption is still relatively high at 50 ,uW. Returning to the chopper technique, [11] reports a 891 nV rms noise voltage over a 200 Hz bandwidth for a power consumption of 34 ,uW and a high supply voltage of ±7.5 V. The EEG bandpass amplifier reported in [12] consumes only 900 nW, achieves an rms noise voltage of 1.6 ,uV and rejects the DC offset, yet operates from a ±2.5 V supply.
II. CHOICE OF ARCHITECTURE
At least one of the desired specifications is not met by each of the designs reported in the literature. Despite the promising performance of the amplifier presented in [12] , at ±2.5 V it is not suited to low voltage operation. The low noise strategy employed relies on certain transistors operating in strong inversion and the design also uses a complimentary cascode at the output. With the headroom available at 1 V it is unlikely, in the authors' opinion, that this circuit could achieve the required noise performance.
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The literature reveals that the chopper technique consistently achieves impressive noise performance [8] , [11] and that low power operation is possible [11] . It was therefore decided to design a chopper amplifier for this application. The basic architecture is shown in figure 1 .
A chopper amplifier achieves exceptional noise performance and a very low offset voltage by upconverting the signal before amplification through modulation with a square wave at the chop frequency, ft Ideally, ft is set to a frequency at which the flicker noise is negligible. After amplification at the chop frequency, ft, the signal is downconverted to baseband, whilst flicker noise and any amplifier offset voltage are simultaneously upconverted to the chop frequency, where they can be filtered out.
The frequency conversion process is performed by four switches at the input and output of the amplifier as shown in figure 1 . The switches are implemented by four NMOS transistors, driven by non-overlapping antiphase clock signals, /1 and 02, which switch between 0V and IV at the chop frequency. These transistors are usually minimum size to reduce charge feedthrough from the clock signal [13] . In this design the input switches are minimum width (0.4 ,um) but the length has been increased to 7 ,um to reduce the drain current noise of these switches. Simulation predicts a doubling of the clock feedthrough voltage peaks, but since these spikes occur at a much higher frequency than ft they can be filtered. The noise contribution of the output switches is negligible so they remain minimum size. figure 2 . CF and the effective resistance, A high RF can be achieved by decreasing the chop frequency and decreasing the size of the differential amplifier input transistors, M1 and M2 (see figure 3 ).
IV. DIFFERENTIAL AMPLIFIER DESIGN
The differential amplifier has been designed in two stages as shown in figure 3 . The amplifier receives the upconverted signal, Vi,l-Vi.,2, directly from the four input chopper switches. A standard low noise design strategy is to provide high gain in the first stage. Here, however, the first stage has been chosen as a diode connected active load differential pair. The 
where Vnk is the gate referred channel noise voltage of transistor Mk.
To minimise noise in this circuit there is little option but to increase the drain current. The noise will be predominantly thermal due to the frequency upconversion process and the transconductance in weak inversion can only be improved through increased drain current. Unlike strong inversion operation, this results in the ratio of device sizes being unimportant. (It should be noted that these assumptions are not completely true for this implementation since the chop frequency is relatively low at 500 Hz and transistors M1 and M2 actually operate in weak to moderate inversion.)
Transistors M5, M6, M7, M8 and Mlo form a second stage differential amplifier which provides the gain. Here the transistors are much larger than those of the first stage to ensure that mismatch and process variation has little effect; M5 and M6 are 72 ,um by 10 ,um, M7 and M8 are 160 ,um by 8 ,um. The current through each branch is 400 nA, sufficient for the second stage noise to be insignificant.
The differential output of the first stage is high pass filtered to control the input common mode of the second stage and to reject offset voltage due to mismatch or process variation. The output is also high pass filtered before downconversion. The filtering is done using the diode connected 4 ,um by 4 ,um PMOS devices, MR1, MR2 and MR3, which form an extremely high incremental resistance (> 1011) as described in [12] , in conjunction with capacitors C1, C2 and C3. C1 and C2 are 10 pF and C3 is 1 pF. C1 and C2 are set to the higher value of 10 pF to reduce the capacitive division with the input capacitances of the next stage.
V. SIMULATION RESULTS
The circuit has been simulated in SPECTRE RF, using the transient, PSS, PAC and PNOISE analyses. Figure 4 shows the dependence of the input filter corner frequency on f. The chop frequency was chosen as 500 Hz as a good compromise between low cut-off frequency and effective flicker noise upconversion. This paper has introduced a chopper amplifier design capable of achieving the required performance for a wireless EEG system. The circuit achieves a noise voltage of 1.5 ,uV rms, a gain of 44 dB for a 1 V supply and a power consumption of 1.4 ,u W. A DC rejection circuit is successfully implemented whilst keeping the total capacitance to only 61 pF. 
